Tight Upper Bound for Accelerating Reconfiguration of VLSI Arrays_1